PLL and dedicated input problem

Hello, I have a little trouble with clock and PLL. I use a Stratix III FPGA (EP3SE260F) that receive a clock from external. This signal is furnish to a PLL (in Normal mode) that generates a hig...