Forum Discussion
Altera_Forum
Honored Contributor
15 years agoYou want a pipelined circuit?
If yes just inert pipeline registers and arithmetic block the way you need them. On an FPGA, however, you can execute the whole operation in one clock cycle since you have pleny of adder and multpliers implemented. The problem can be if you have to access to the external memory in order to load A,B,C,D data.