Altera_ForumHonored Contributor7 years agoPeculiar Problem with Quartus 17.0 lite I am facing a peculiar problem while synthesizing with Quartus 17.0 lite for MAX 10 FPGA. I was just trying to interface FPGA to LTC2400 ADC in free running mode. The program basically receive...Show More
Altera_ForumHonored Contributor7 years agoDid you consider that the subtraction might result in an overflow?
Recent Discussionsstarting to learn FPGAsqsys-generate outputs Info as ErrorTiming analysis - long combinational pathQuartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)Regarding the issue of UFM not starting