Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Passing parameter/generic to the top level in Quartus/tcl?

I'm trying to pass a git sha1 as a parameter to the top level in Quartus tcl I added a source probe: gits u_gits (.probe (160'habbaface000000000000000000000000acdcba...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Verilog numbers are not integers. Integers in Verilog are 32 bit 4 state values (0,1,X,Z). Reg can be any length, but it is not an integer.

I guess the restrictions come from system. And most people dont pass a lot into the top level.