open and close door

i write these but i'm not sure LIBRARY IEEE; USE IEEE.std_logic_1164.all; USE IEEE.std_logic_unsigned.all; ENTITY reg1 IS PORT ( d : in STD_LOGIC; clk : in STD_LOGIC; q : out STD_...