Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

OnChip Memory with DUAL Port altsyncram

Hi, I created a OnChipMemory Component with s1 port connected to avalon memory mapped slave (dma +pcie). I changed the source code generated by SOBC to the one below (replaced original single port...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

IIRC dwh recently posted a component that exposed the second memory interface as a conduit.

I also thought that the Avalon interface and the memory one were very similar.

If you only have a single master-slave pair then almost all the logic for the avalon 'bus' will get deleted.