Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorNo PLL output on modelsim
Hi all, I am using quartus 2 9.1 sp2. I want to run an ALTPLL considering only one input (Clk) and two output ( c0 and locked output). I have generated the vhdl file for modelsim. I simulate it w...
Altera_ForumHonored Contributor
Honored Contributoryea there is and its Warning: (vsim-3473) Component instance "b2v_inst : altpll0" is not bound.
