No paths found for timing analysis

--- Quote Start ---

This is not exactly true. When you use a process in VHDL design, the synthesizer implements registers for all signals to which an assignment is performed. In other words, an assignment in process is not instant and every signal has a buffer (this differs a signal from a variable).

--- Quote End ---

No Sir, a process creates registers only if you use clock edge.

A process otherwise produces combinatorial circuit or latches