Forum Discussion

FCive's avatar
FCive
Icon for Occasional Contributor rankOccasional Contributor
7 years ago

No hardware detected in beta bus analyzer

Dear community, I have a Terasic DE5-Net FPGA based on Stratix V FPGA. I would like to monitor the Avalon MM bus by mean of the Bus analyzer toolkit. I followed the guide of this link (https://fpgaw...
FCive's avatar
FCive
Icon for Occasional Contributor rankOccasional Contributor
7 years ago

Dear YL,

Thank you for your answer.

Yes, there is no .tcl file loaded by the tool. Do I have to add? If so, which commands do I have to write inside the .tcl script to establish the communication?

Thank you.

Best Regards,

Federico