Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

New to VHDL. Help with errors

Can you tell me why im getting these errors for this code: LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY DAC2 IS PORT( hardwarecontrol: IN STD_LOG...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Hmm, thanks for the example. I am somewhat short on time though, so if my code will work then I will use it. Also I mean, I literally cant start compiling, the program wont give me that option for some reason.