Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

New to VHDL. Help with errors

Can you tell me why im getting these errors for this code: LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY DAC2 IS PORT( hardwarecontrol: IN STD_LOG...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

As another point - a process cannot be started at will. Processes ALWAYS run, and all of them run in parrallel. You can have a process wait, but you can never stop or start it.