New Quartus versions is reason for timing constraints fails

This setting specifies the propagation delay from an input or bidirectional pin to logic and embedded cells within the device. Use this advanced option after you compile a project, check the I/O timing, and determine that the timing is unsatisfactory.

You can use this option to fine-tune the I/O timing of your design and meeting tSU and tH requirements.