New Quartus versions is reason for timing constraints fails

Hello. I am trying to describe the time constraints on a project with an 8-bit DDR bus. I took the sample document from the wiki and the accompanying documentation provided by Rysc user (https://fp...