Forum Discussion
WKuzn
New Contributor
New ContributorNew Quartus versions is reason for timing constraints fails
Hello. I am trying to describe the time constraints on a project with an 8-bit DDR bus. I took the sample document from the wiki and the accompanying documentation provided by Rysc user (https://fp...
WKuznNew Contributor
New ContributorI use EP4CE6E22A7 FPGA for compilation. In Q11 timings are met, in Q16.1 - fail.
