Altera_ForumHonored Contributor8 years agonested loop error in OpenCL hardware run Hello, My openCL project produced wrong output in hardware run, and after several days debug, I finally found out the reason. The index in one of my nested loop structure is messed up and I rea...Show More
Altera_ForumHonored Contributor8 years agoThanks for your reply! Do you have any idea how can I remove such pipelining?
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: