Altera_ForumHonored Contributor8 years agonested loop error in OpenCL hardware run Hello, My openCL project produced wrong output in hardware run, and after several days debug, I finally found out the reason. The index in one of my nested loop structure is messed up and I rea...Show More
Altera_ForumHonored Contributor8 years agoThanks for your reply! Do you have any idea how can I remove such pipelining?
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG