Forum Discussion
Altera_Forum
Honored Contributor
15 years agoHi,
Check create_clock and derive_pll_clocks commands in sdc file. Have you other contraints? Clock uncertainty? Is this a setup or hold slack? Take a look at Quartus timing advisor for some hints to prevent negative slack. Cris