Forum Discussion
Altera_Forum
Honored Contributor
15 years agoHello,
the fact that the clock and the register is the same is perfectly normal if there's afeedback path for that register. Ie, this would cause a feedback path. always @ (posedge pll_clk) data_sent <= data_sent && some_more_stuff;