Need help with understanding this VHDL assignment

Taking a course in VHDL and it seems very fun so far. However, I am stuck on trying to understand this assignment, it is about creating a 4-bit carry look ahead adder in VHDL but the adder ...