Altera_ForumHonored Contributor11 years agoModelsim Warning Hold Violation I have a design that full compile without timing errors in TimeQuest but when I do gate level simulation I get: # Expected := 0.157 ns; Observed := 0.116 ns; At : 7740.295 ns# Time: 7740295...Show More
Altera_ForumHonored Contributor11 years agoDo you have time specs for these registers? Are they async latches?
Recent DiscussionsCompile option not saved (reversed to default)quartus pro 25.3 bug?SSLC Login Issue – "You need to enroll" loop after OTP verificationflexlm errorQuesta Sim on Windows - linking to external LIBSolved