[ModelSim] Maximum of 32bit vector wave is supported

I am trying to simulate a vhdl design i've made which takes in a 48bit key as an input however when I try and simulate this with modelsim-altera I am getting an error saying that maximum of 32bit vec...