Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributormodelsim does not generate clock signal
Hello, I am trying to use testbenches in a big project. Quartus created tb itself and I just added a few lines within this testmodule: initial begin clk_clk = 0; end always# 10 clk_...
Altera_ForumHonored Contributor
Honored ContributorRTL simulation finally works! I used your guide and this helps!
Now i see it all the matter of names. I've used the name of TB file in native link settings, not the name, which Quartus gave to TB module. Thank you a lot!
