Forum Discussion

Honored Contributor

8 years ago

modelsim clock network stuck StX (gate level sim)

Hi All, I'm hoping someone can help with an issue I've observed in modelsim (10.5b, quartus 17.0). Simply put the clock network correctly drives the network right up to the point where it ...

Altera_Forum

Honored Contributor

8 years ago

Hi,

I just simulated the code you posted. I did parse the code through Quartus and generate the netlist via the Netlist writer. The gate-sim works fine. I don't see any issues.https://alteraforum.com/forum/attachment.php?attachmentid=14499&stc=1

Forum Discussion

modelsim clock network stuck StX (gate level sim)

Recent Discussions

How can I use Quartus Pro 25.1 sopc-create-header-files tool to generate a jtag master header file?

timing violation fix

Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10

Using Quartus with softHSM

The quartus license works with version 25.0 but not with version 17.0