Altera_ForumHonored Contributor17 years agoModelsim and stratix 3 gate-level sim I would appreciate any help with this error. I get this when I start the simulation in modelsim - # Region: /tb_emif_mddr/u_asms_top/u_emif_top/u_sym_overlay_lut/sym_overlay_lut_rw16_...Show More
Recent DiscussionsInterfacing Avalon Streaming FIFO IP with GTS Ethernet Hard IPInvalid license key (inconsistent authentication code)Regarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!