Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

missing .sdc file...

hi all. i have this critical warning in my program during compilation.. the error says "Critical Warning (332012): Synopsys Design Constraints File file not found: 'xx.sdc'. A Synopsys ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Please correct me if I'm wrong..

-Constraining the clock to,say, 20 ns means that any change in state less than that period is not "considered" as a clock signal?

-And, constraining the input/output delay means that the delay is always in the range set in the sdc file? the range set is based on base clock of the input/output?