Meeting timing requirements with async signal.

Not many pointers to your problem. The code does look like large mux but should not by itself be the problem in modern FPGAs.

Your problem seems outside and my suspicion is on clock and its inversion? and you also title your post with async? you need to describe why and how you invert clock and what is this async to do with timing.