Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Meeting timing closure for externally clocked synchronous interface (FT2232)

Hi! I'm trying to meet timing closure on a Cyclone-3 EP3C55F484C8 talking to a FTDI USB chip, FT2232H, using their "Synchronous FT245" mode. This simply means that they send a 60 mhz clock to m...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Use dual edge design. Feed 60 MHz into PLL, multiply by 2 to 3. That gives 120 MHz to 180 MHz resolution.