May I use a reg variable to indicate the bus bit ?

I have a design, I want to use a reg variable to control another bus bit like&#65306; reg [2:0] a; reg [7:0] b; reg c; reg [2:0] d; case 1: c <= b[a]; case 2: d <= ...