Hello !!
Thanks for your reply. Exactly, to run it, I have to set bit 0 to 1, I am attaching a screenshot of the datasheet.
Here is my code for the initialization, I put also the sample_read to 1 so that I can activate data reading that I will recover them then with a PIO, but I still don't succeed I don't know the error it comes from where :
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
--------------------------------------------------------------------------------------------------------------
entity data_initialisation is
port(
clk : in std_logic;
sequencer_address : out std_logic := 'X'; -- address
sequencer_read : out std_logic := 'X'; -- read
sequencer_write : out std_logic := 'X'; -- write
sequencer_writedata : out std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
-- sequencer_readdata : in std_logic_vector(31 downto 0) ; -- readdata
sample_store_address : out std_logic_vector(6 downto 0) := (others => 'X'); -- address
sample_store_read : out std_logic := 'X'; -- read
sample_store_write : out std_logic := 'X'; -- write
--sample_store_writedata : out std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
sample_store_readdata : in std_logic_vector(31 downto 0) -- readdata
);
end entity data_initialisation;
--------------------------------------------------------------------------------------------------------------
architecture behavioral of data_initialisation is
signal register_samples : std_logic_vector(31 downto 0);
signal sequencer_readdata : std_logic_vector(31 downto 0) ; -- readdata
signal sample_store_writedata : std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
type seq_FSM_state_machine is (idle, write_CSR_sequencer, read_samples);
signal seq_FSM : seq_FSM_state_machine := idle;
begin
seq : process ( clk)
begin
if clk'event and clk = '1' then
case seq_FSM is
when idle =>
seq_FSM <= write_CSR_sequencer;
when write_CSR_sequencer =>
seq_FSM <= read_samples;
when read_samples =>
seq_FSM <= read_samples;
end case;
end if;
end process;
process ( seq_FSM)
begin
case seq_FSM is
when idle =>
sequencer_address <= '0';
sequencer_read <= '0';
sequencer_write <= '0';
sequencer_writedata <= (others => '0');
sample_store_address <= std_logic_vector(to_unsigned (16#0000#, sample_store_address'length));
sample_store_read <= '0';
sample_store_write <= '0';
when write_CSR_sequencer =>
sequencer_address <= '0';
sequencer_read <= '0';
sequencer_write <= '1';
sequencer_writedata <= x"00000001";
when read_samples =>
sample_store_address <= std_logic_vector(to_unsigned (16#0000#, sample_store_address'length));
sample_store_read <= '1';
register_samples <= sample_store_readdata ;
sample_store_write <= '0';
when others =>
sequencer_address <= '0';
sequencer_read <= '0';
sequencer_write <= '0';
sequencer_writedata <= (others => '0');
sample_store_address <= std_logic_vector(to_unsigned (16#0000#, sample_store_address'length));
sample_store_read <= '0';
sample_store_write <= '0';
end case;
end process;
end architecture behavioral;
To read data with the PIO, I just put an IORD of the PIO on eclipse, I don't know if this is what I should do or it is necessary to write a function to increase the addresses by 4 and after reading the value.
Thanks in advance.
Regards,
New Contributor
Regular Contributor
.png){kind=link}