Altera_Forum
Honored Contributor
7 years agoMAX 10 SC and RAM blocks
In our design some RAM blocks are being inferred from our VHDL (no altera IP is being used). When targeting the device 10M16SCU169A7G and trying to compile the following error occurs: ...