Thank you for your reply.
--- Quote Start ---
how much are the differences? are you sure you have all the correct parameters set in the megafunctions? can you post the code here? Have you gopt all the latencies balanced properly?
--- Quote End ---
I have used altfp_mul megafunction with the properties;
--altfp_mult CBX_AUTO_BLACKBOX="ALL" DEDICATED_MULTIPLIER_CIRCUITRY="YES" DENORMAL_SUPPORT="NO" DEVICE_FAMILY="Cyclone IV E" EXCEPTION_HANDLING="NO" PIPELINE=5 REDUCED_FUNCTIONALITY="NO" ROUNDING="TO_NEAREST" WIDTH_EXP=8 WIDTH_MAN=23 aclr clk_en clock dataa datab result
--VERSION_BEGIN 10.1SP1 cbx_alt_ded_mult_y 2011:01:19:22:08:03:SJ cbx_altbarrel_shift 2011:01:19:22:08:04:SJ cbx_altfp_mult 2011:01:19:22:08:05:SJ cbx_altmult_add 2011:01:19:22:08:05:SJ cbx_cycloneii 2011:01:19:22:08:06:SJ cbx_lpm_add_sub 2011:01:19:22:08:06:SJ cbx_lpm_compare 2011:01:19:22:08:07:SJ cbx_lpm_mult 2011:01:19:22:08:07:SJ cbx_mgl 2011:01:19:22:15:52:SJ cbx_padd 2011:01:19:22:08:07:SJ cbx_parallel_add 2011:01:19:22:08:07:SJ cbx_stratix 2011:01:19:22:08:08:SJ cbx_stratixii 2011:01:19:22:08:08:SJ cbx_util_mgl 2011:01:19:22:08:07:SJ VERSION_END
--- Quote Start ---
On the subject of floating point, why are you even using it at all? FPGAs are not idea for it, but set up for fixed point. Is there any reason you cannot use fixed point?
--- Quote End ---
As I said before I'm a beginner in vhdl. Beside I'm a Phd Student. I have trying to develop my vhdl technique. i did not prefer fixed point because i cant utilize some megafunctions such as fixed point sqrt.
Especially I've writing something here to teach right methods to use megafunctions in my implementation. So could you please inform me about fixed point sqrt megafunction. For example while implementing such an arithmetic operation ((4)^(1/2))+5 how can i carry the output of altsqrt (remainder and q) to lpm_add_sub?
Best Regards.
Bedri