Master data width is more than slave data width in Qsys AXI bridge

Hi all! Currently I am working in Quartus 17. I have created AXI bridge-based system in the Qsys, where data bus for both master and slave sizes is 32-bit. Now I need to increase AXI bridge data wid...