Forum Discussion
Altera_Forum
Honored Contributor
14 years agoWith recent FPGA families(e.g. Stratix IV), latches can be only implemented as logic loops, because asynchronous functions except for clear have been removed from register capabilities. I don't however understand the difference between the LPM_LATCH and "simple LATCH" implementation.