Forum Discussion
Altera_Forum
Honored Contributor
8 years agoI suspect the design you configured into the FPGA drives the reset line into the HPS which caused the processor subsystem to reboot. If this is what is happening and you do not want this behavior you can disable the reset, I think it's called f2s_reset or something similar and recompile the design.