Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

long time simulation

i wrote a programe in about 600 line using VHDL,there is no errores, but in reports, there is no number of elements(number of logic elements = 0%), how it can be??!! can give a help?

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Which simulator tool is that bad?

    you better use ModelSim.

    3 Hrs time for 800 lines on a modern PC indicates that you are doing something unintentionally such as waiting too long or looping around on a roller coaster...
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    thx for reply :)

    im using QuartusII

    but in my packages, there is an looping, without process.

    it is correct?

    how can i controlling my loops and IF clauses in packages, to use them at main programe's entity?