Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

logging error in vhdl

I got this error several times: my code gets successfully compiled but the error is "Logging is not supported for this item" why this error is displayed, can anyone tell !!!!!!
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

if this file is only used in simulation, then you can put synthesis on/off pragmas around it: 


<synthesisable code>
--synthesis translate_off
<stuff you dont want synthesised goes here>
--synthesis translate_on
<this area will be synthesised>