Forum Discussion
Altera_Forum
Honored Contributor
14 years agoQsys does not support System Verilog "interface". I believe you should use verilog HDL in your custom component for qsys component editor to successful analyze the hdll files.
Check http://www.alterawiki.com/wiki/new_qsys_issues