Forum Discussion

New Contributor

5 years ago

Latch clocked by "rst" signal

Hi, There is something I don't understand during the design compilation. After the compilation, I have the following warning message : Warning (332060): Node: rst was determined to be a clock b...

SyafieqS

Super Contributor

5 years ago

Hi Antoine,

You might have to take a look at below link for cause and action of the "Node: <Node name> was determined to be a clock but was found without an associated clock assignment"

https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/msgs/msgs/wsta_node_found_without_clock_assignment.htm

Regards,

Syafieq

Forum Discussion

Latch clocked by "rst" signal

Recent Discussions

Timing analysis - long combinational path

Docker image for Quartus Pro 26.1 missing ?

Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10

Agilex 5 – Critical HSSI Error in JESD204B Example Design

The quartus license works with version 25.0 but not with version 17.0