Is there a way to speed up Intel FPGA Gate level simulations?

Hi, I was wondering if anyone has identified a method of decreasing the time it takes for an FPGA Gate level simulation for an Intel part? This can be on Xcelium or Questa/Modelsim. Another FPGA co...