Is there a way to optimize VHDL to limit FPGA routing?

At the moment I am struggeling with a large design that uses quite a bit of routing on the FPGA. It is actually so much that it does not fit anymore. Apart from throwing out functionality or memor...