Is there a way to easily show the constrained or derived clock frequencies?

The Quartus FMAX only shows frequencies of clocks the compiled design can run up to but does not show what the clock frequencies are constrained in the .sdc file or derived from PLL. While such info ...