Is there a way to avoid symbol files to change ports positions?

Hi all I have a VHDL block which has generated a symbol file I'm using on a schematic file. Every time I edit the VHDL and add and/or remove interface signals, I have to update my symbol fil...