Is the systemverilog "case inside" statement for definitions of a range of conditions within a case block available for synthesis and, if not, when will this be implemented?

Thanks,

implementation of this functionality is useful for our code development and would help make Intel parts more attractive for our projects. Is this forum the proper place to make such statements/requests or is there a separate submission point?

Best,

Branden