Altera_ForumHonored Contributor13 years agoIs that possible to pause a system? In a design, I try to use a FIFO to build a handshake interface between two clock domains to transfer data. However, read rate can not grantee that its rate is higher than write. Therefore, in some c...Show More
Recent DiscussionsCompile option not saved (reversed to default)quartus pro 25.3 bug?SSLC Login Issue – "You need to enroll" loop after OTP verificationflexlm errorQuesta Sim on Windows - linking to external LIBSolved