Is it possible to have Toplevel Ports, that are not placed on FPGA IOs?

Is it possible to have ports in the toplevel entity that are not placed in FPGA IO pins? When I leave them unconstrainted, the fitter will choose for me of course. But is there any constraint or attr...