Forum Discussion

New Contributor

6 years ago

Is it possible to force all I/O HighZ before programming (CPLD Max_V)

On our circuit board, the TDO line as been linked through another I/O pin which is not used in the project (BGA 100 package). The first programmation was good. However the unused I/O are linked to g...

YuanLi_S_Intel

Regular Contributor

6 years ago

Aplogize that TDO check cannot be disabled and all the JTAG pin (TDO) cannot be used as normal IO pin. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-v/max5_handbook.pdf (Page 43) Even if it is unused, you will need to leave it unconnected as per pin connection guidelines. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/max-v/pcg-01012.pdf Regards, YL

Forum Discussion

Is it possible to force all I/O HighZ before programming (CPLD Max_V)

Recent Discussions

No access to the Self Service Licensing Center (SSLC)

recovery timing issue

Automatically added negative node for TDS output doesn't work with Agilex 5

Warning at Standard 25.1 by Arria 10

Free Agilex3 license is non-commercial?