Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

IP Regeneration Policy - Quartus Prime Lite 15.1

What has happened to IP regeneration policy? In the past, I could compile my QSYS or SOPC Builder system, and then compile my FPGA. And the FPGA build would use the result of the last Qsys/SOPC Bui...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Doing the QSYS generation is an extra manual step. If you don't check the box for adding the QSYS file to the Quartus project, you can manually add the qip file. By the way, adding ram to your PC would probably speed up the compilation considerably. Quartus and QSYS are quite the memory hogs.