Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

IP Regeneration Policy - Quartus Prime Lite 15.1

What has happened to IP regeneration policy? In the past, I could compile my QSYS or SOPC Builder system, and then compile my FPGA. And the FPGA build would use the result of the last Qsys/SOPC Bui...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Did you add the .qsys file to your design, or the .qip file generated from it?

If you add the .qip and set the top level file as the qsys_system_name.v file, and don't add the .qsys file to your project at all, then Quartus shouldn't regenerate the system, it should just use the HDL you generated from Qsys directly.

This is what I have been doing up until now, but I haven't upgraded past 15.0 (and probably won't for a while).