Forum Discussion

s002wjh's avatar
s002wjh
Icon for New Contributor rankNew Contributor
5 years ago

internal osc timing const

using the internal osc 80mhz "altint_osc" ip then divide by 2 to drive my logic, but it output warning even after i put the clk constrain. any help? create_clock -name int_clk -period 25ns [ge...
s002wjh's avatar
s002wjh
Icon for New Contributor rankNew Contributor
5 years ago

for some reason get_pins doesn't work. i had to use get_registers for my divider to set timing