LKwiaNew Contributor8 years agoIntel HLS 17.1 verilog code generation error. If I have such a declaration of function: "hls_avalon_slave_component component void hls_aes256(hls_avalon_slave_memory_argument(1) uint8_t *control, hls_avalon_sl...Show More
Recent DiscussionsList of available patches for specific Quartus versionSolvedHaven't received the license file for Questa-FPGA Starter Edition after registrationLicense 6AF7_0186 for University ProgramQuartus® II Web Edition Design Software Version 13.0sp1 for Windows Still Free to Use?USB-Blaster II malfunction