Altera_Forum
Honored Contributor
15 years agoInteger type port
Hi everyone... I want ask you a question, In my VHDL design I used integer type as input port and output port, I manage to compile and simulate it using quartus simulator, it goes well. But ...