Forum Discussion
Altera_Forum
Honored Contributor
16 years agoDo you mean that the inverted clock net can be shared by many objects while it can still be synthesized into the LAB clock inversion?
Anyway, the attached schematic is also recommanded by Altera or use the alkclkctrl megacore function for dedicated clock ouput paths. Any better idea?